1	1.	A microcontroller, comprising:
2		a circuit comprising at least one of an analog circuit and a digital circuit;
3		a wirebond pad;
4		a processor;
5		a switching circuit that selectively connects the circuit to the wirebond pad
6	under	control of the processor.
7		
8	2.	The apparatus according to claim 1, wherein the analog circuit comprises
9	a conf	igurable analog circuit block.
0		
1	3.	The apparatus according to claim 1, wherein the digital circuit comprises a
2	config	urable digital circuit block.
3 <u>10</u>		
4.0	4.	The apparatus according to claim 1, wherein the analog circuit comprises
5 <u>.</u>	an an	alog input and an analog output and wherein the switching circuit selectively
5	conne	cts one of the analog input and the analog output to the wirebond pad under
7₅	contro	ol of the processor.
8		
91	5.	The apparatus according to claim 1, wherein the digital circuit comprises a
5 0 []	digital	input and a digital output and wherein the switching circuit selectively
21	conne	ects one of the digital input and the digital output to the wirebond pad under
22		ol of the processor.
23		
24	6.	The apparatus according to claim 1, wherein the analog circuit comprises
25	an an	alog input and an analog output and wherein the digital circuit comprises a
26	digital	input and a digital output and wherein the switching circuit selectively
27	conne	ects at least one of the analog input, the analog output, the digital input and
28		gital output to the wirebond pad under control of the processor.
29		
30		

1
2
3
4
5
6
7
8
9
10
11
12
130 140 150
140
15U
16 <u>7</u>
17=
185
19.
207
185 195 207 214
22
23
24
25
26

27

28

29

30

- 7. The apparatus according to claim 6, wherein the switching circuit comprises a tristate analog buffer amplifier coupling the analog output to the wirebond pad, and wherein the analog output is switched by tristate control of the tristate analog buffer amplifier.
- 8. The apparatus according to claim 6, wherein the switching circuit comprises an analog buffer amplifier in series with an analog switch coupling the analog output to the wirebond pad, and wherein the analog output is switched by the analog switch.
- 9. The apparatus according to claim 6, wherein the switching circuit comprises an analog switch coupling the analog output to the wirebond pad, and wherein the analog output is switched by the analog switch.
- 10. The apparatus according to claim 6, wherein the switching circuit comprises an analog switch coupling the analog input to the wirebond pad, and wherein the analog input is switched by the analog switch.
- 11. The apparatus according to claim 6, wherein the switching circuit comprises a tristate analog buffer amplifier coupling the analog input to the wirebond pad, and wherein the analog input is switched by tristate control of the tristate analog buffer amplifier.
- 12. The apparatus according to claim 6, wherein the switching circuit comprises a tristate logic gate coupling the digital output to the wirebond pad, and wherein the digital output is switched by tristate control of the tristate logic gate.
- 13. The apparatus according to claim 12, wherein the tristate logic gate comprises an inverter.

Docket No.: CYPR-CD00199

1	14. The apparatus according to claim 12, wherein the instale logic gate	
2	comprises a buffer.	
3		
4	15. The apparatus according to claim 6, wherein the switching circuit comprises	
5	a multiple input logic gate coupling the digital output to the wirebond pad, and	
6	wherein the digital output is switched by an input to the multiple input logic gate	
7		
8		
9	16. The apparatus according to claim 15, wherein the multiple input logic gate	
10	comprises a NAND gate.	
11		
12	17. The apparatus according to claim 6, wherein the switching circuit comprises	
13 _{.0}	a tristate logic gate coupling the digital input to the wirebond pad, and wherein the	
14 0	digital input is switched by tristate control of the tristate logic gate.	
15W		
16	18. The apparatus according to claim 17, wherein the tristate logic gate	
17 [©]	comprises an inverter.	
180		
19 _{[U}	19. The apparatus according to claim 17, wherein the tristate logic gate	
20[N	comprises a buffer.	
21		
22	20. The apparatus according to claim 6, wherein the switching circuit comprises	
23	a multiple input logic gate coupling the digital output to the wirebond pad, and	
24	wherein the digital input is switched by an input to the multiple input logic gate	
25		
26		
27	21. The apparatus according to claim 20, wherein the multiple input logic gate	
28	comprises a NAND gate.	
29		
30		

-14-

Docket No.: CYPR-CD00199

PATENT

2

3

22. The apparatus according to claim 6, wherein the switching circuit comprises an isolation resistor isolating the wirebond pad from one of a digital input, an analog input and analog output.

Docket No.: CYPR-CD00199

-15-